A 1.8 V 12-bit 40 MS/s pipelined ADC fabricated in a 0.18 µm CMOS process is presented. The traditional closed-loop high performance residue amplifier in first stage is replaced by a simple open-loop amplifier to reduce power dissipation and increase circuit speed in the paper. To improve the stability and response speed of the amplifier, a novel circuit topology of open-loop amplifier is presented in this study. Also, a proposed (1 + 1)-bit/stage structure for pipelined ADC is used in the paper to convert residue voltage that exceeds the convert range. The occupied silicon area is 3.2×3.7 mm 2 and the power consumption equals 210 mW.
residue amplifier circuits [1] . Thus, many recent papers study how to keep the power dissipation of residue amplifier low [2, 3] .
In [1] , the precision closed-loop residue amplifier is replaced by a simple power-efficient open-loop in the first stage of ADC. The nonlinearity error of open-loop amplifier is estimated and calibrated by a digital block. But in this design, the digital block for calibration and parameter estimation is implemented on an external field programmable gate array (FPGA). In addition, the open-loop amplifier still has complex structure and unstable stability.
This paper describes a 12-bit 40 MS/s pipelined ADC with a new openloop amplifier topology fabricated in a 0.18 µm CMOS process. The new amplifier consumes less power dissipation because of its simple structure. The stability and response speed of the amplifier are all improved as commonmode feedback circuit is not needed. The paper also presents a new (1 + 1)bit/stage structure in the second stage of the ADC to reduce convert error arise from residue voltage exceeds the convert range. In the design, the ADC block and digital calibration block are integrated in a same chip.
ADC architecture
The architecture is selected for the ADC because of its area and power saving capability. The block diagram of the ADC is shown in Fig. 1 (a) . The main parts of the ADC consists of an S/H stage, a 4-bit flash converter, an open-loop residue amplifier, a (1 + 1)-bit/stage stager and seven 1.5-bit stages followed by a 3-bit flash converter. The peripheral blocks include clock generator, a reference voltages generator and a bias current generator. The digital blocks consist of error correction and calibration circuits.
The supply voltage for the ADC is 1.8 V. Both the input and the internal differential signal swings are the same voltage (1.0 V PP ).
Design of key building blocks

Open-loop residue amplifier
The open-loop residue amplifier that presents in [1] adopts a cascode architecture which can not operate with extremely small voltage supplies. To control common-mode feedback voltage, an extra circuit is needed. So, the power dissipation and area are relatively large.
A new open-loop residue amplifier topology is presented in the paper. As shown in Fig. 1 (b) , it contains a main amplifier and a gain control circuit. Simple differential pair architecture is chosen for lower power supply. The transconductance of the amplifiers' input transistors is controlled by a replica amplifier and a differential difference amplifier (DDA).
The replica amplifier has a constant input with a value of V ref /8. V ref is a fixed reference voltage of the ADC. The output of the replica amplifier is given by:
where g m5 is the transconductance of the input transistor M 5 in Fig. 1 (b) , The output voltage of replica amplifier is forced to equal the reference voltage V ref through negative feedback. We can express the output voltage of replica amplifier as
where A DDA is the voltage gain of replica amplifier. Suppose V out increases ΔV arise from process or temperature. As a result, V DDA increases, thereby increasing the drain currents of M 6 and lowering the drain currents of M 5 .
Since g m5 ∝ I D5 , g m5 decreases and hence lower V DDA . The open-loop amplifier has a simple structure and the overall amplifier power dissipation is 5.5 mW. It's reduced by 87% comparing with the amplifier in [1] . As common-mode control circuit is not needed, the stability and response speed of the amplifier are also improved.
(1 + 1)-bit/stage
The nonlinearity of the open-loop residue amplifier is calibrated by the signal statistics-based digital calibration technique [1, 4] . The output codes of sub-ADC of the first sub-stage are modulated by a random sequence number. Therefore, there is no redundancy in the stage and gain offset will cause its residue to exceed the ±V ref range. If the second stage still uses the 1.5-bit, in next stage, the convert error will occur and the output residue will exceed ±V ref range.
To avoid this kind of convert error, this paper presents a new (1 + 1)bit/stage structure for pipelined ADC by improving the 2-bit flash ADC. A system positive offset is added to the 2-bit flash ADC. That is, the decision levels of the comparators are increased by 0.25V ref separately. To reduce the range of the output residue and obtain a symmetric curve, a −0.75V ref decision level is added. The changed residue curve is shown in Fig. 1 (c) . The new curve shows that when the input signal is in ±1.5V ref range, the output residue remains within ±V ref range. Therefore, the residue doesn't exceed the input range of next stage. The residue transfer function shows that the structure has 3-bit output and 5 codes 000, 001, 010, 011, and 100. The resolution of the stage is (log 2 5) ≈ 2.3. To be distinguished with 1.5-bit and 2.5-bit, the structure is named (1 + 1)-bit/stage.
The circuit topology of the structure can be designed according to the residue function curve. The structure is shown in Fig. 1 (d) . The sub-ADC that includes 4 comparators is used to quantize the analog input into 3-bit digital output. The multiplying DAC (MDAC) contains a DAC, a subtractor and an S/H amplifier. The output signal of the MDAC is
where 2 is the gain of the MDAC, V in2 is the analog input signal and V DA2 is the output signal of the DAC.
Measurements
The ADC is fabricated in a SMIC 0.18 µm CMOS process. All the data are measured at a supply voltage of 1.8 V and a sampling rate of 40 MHz. Power consumption of the ADC is 210 mW including all the power of the blocks shown in Fig. 1 (a) and the silicon area is 12.21 mm 2 . In Fig. 2 (a) the die micrograph of the ADC is shown. Figure 2 (b) and (c) shows the measured DNL and INL plots separately. The DNL is between −0.3LSB and 0.2LSB, and the INL is between −0.4LSB and 0.3LSB. Figure 2 (d) shows the measured output spectrum with an input signal frequency of 16.98 MHz. At this input signal, SFDR and SNDR equal 70.54 dB and 64.57 dB separately. Table I shows a performance comparison between two similar products and this work. As can be seen from the table, the DNL and INL of this work are much higher than those of Ref. [5, 6] . The SINAD is higher than Ref. [6] but lower than Ref. [5] . Therefore, the static performance of this work has advantages and the dynamic performance should be improved in future work. 
Conclusion
A 12-bit 40 MS/s pipeline ADC operating at a supply voltage of 1.8 V is described. A new open-loop amplifier circuit and a (1 + 1)-bit structure are presented in the ADC to reduce power dissipation and converter error. Low power dissipation and high performance of static character have been obtained by using these new circuits.
